1001 search results - page 81 / 201 » Improving memory hierarchy performance for irregular applica... |
193
click to vote
DELTA
2008
IEEE
15 years 8 months ago
2008
IEEE
As semiconductor technology advances, the performance gap between processor and memory has become one of the major issues in computer design. In order to bridge this gap, many met...
173
click to vote
ISCA
2010
IEEE
15 years 9 months ago
2010
IEEE
GPU architectures are increasingly important in the multi-core era due to their high number of parallel processors. Performance optimization for multi-core processors has been a c...
159
click to vote
ISVLSI
2007
IEEE
16 years 21 days ago
2007
IEEE
As technology scales, more sophisticated fabrication processes cause variations in many different parameters in the device. These variations could severely affect the performance ...
165
click to vote
IPPS
2007
IEEE
16 years 22 days ago
2007
IEEE
— We consider memory subsystem optimizations for improving the performance of sparse scientific computation while reducing the power consumed by the CPU and memory. We first co...
164
click to vote
ISLPED
2003
ACM
15 years 11 months ago
2003
ACM
In this paper, we investigate methods for improving the hit rates in the first level of memory hierarchy. Particularly, we propose victim cache structures to reduce the number of ...