Sciweavers

1001 search results - page 78 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
ICCD
2006
IEEE
115views Hardware» more  ICCD 2006»
16 years 3 months ago
Microarchitecture and Performance Analysis of Godson-2 SMT Processor
—This paper introduces the microarchitecture and logical implementation of SMT (Simultaneous Multithreading) improvement of Godson-2 processor which is a 64-bit, four-issue, out-...
Zusong Li, Xianchao Xu, Weiwu Hu, Zhimin Tang
ISHPC
2003
Springer
15 years 11 months ago
Performance Study of a Whole Genome Comparison Tool on a Hyper-Threading Multiprocessor
We developed a multithreaded parallel implementation of a sequence alignment algorithm that is able to align whole genomes with reliable output and reasonable cost. This paper pres...
Juan del Cuvillo, Xinmin Tian, Guang R. Gao, Milin...
DAC
2007
ACM
16 years 7 months ago
A Self-Tuning Configurable Cache
The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can red...
Ann Gordon-Ross, Frank Vahid
ICS
2007
Tsinghua U.
16 years 17 days ago
Adaptive Strassen's matrix multiplication
Strassen’s matrix multiplication (MM) has benefits with respect to any (highly tuned) implementations of MM because Strassen’s reduces the total number of operations. Strasse...
Paolo D'Alberto, Alexandru Nicolau
EUROPAR
2001
Springer
15 years 11 months ago
Use of Agent-Based Service Discovery for Resource Management in Metacomputing Environment
A new methodology is presented in this paper for resource management in a metacomputing environment using a hierarchy of homogeneous agents that has the capability of service disco...
Junwei Cao, Darren J. Kerbyson, Graham R. Nudd