Sciweavers

1001 search results - page 140 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
IEEEPACT
2006
IEEE
16 years 10 days ago
Whole-program optimization of global variable layout
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
Nathaniel McIntosh, Sandya Mannarswamy, Robert Hun...
CSREASAM
2007
15 years 7 months ago
Security Based Heuristic SAX for XML Parsing
- XML based services integrate information resources running on different platforms or technologies to enhance the service efficiency. Thus, the volume of XML traffic on networks i...
Wei Wang
DAC
2008
ACM
16 years 7 months ago
Miss reduction in embedded processors through dynamic, power-friendly cache design
Today, embedded processors are expected to be able to run complex, algorithm-heavy applications that were originally designed and coded for general-purpose processors. As a result...
Garo Bournoutian, Alex Orailoglu
CAISE
2005
Springer
15 years 12 months ago
Dynamic Load Balancing of Virtualized Database Services Using Hints and Load Forecasting
Abstract. Future database application systems will be designed as Service Oriented Architectures (SOAs), in contrast to today’s monolithic architectures. The decomposition in man...
Daniel Gmach, Stefan Krompass, Stefan Seltzsam, Ma...
SIGCOMM
1995
ACM
15 years 9 months ago
Protocol Implementation Using Integrated Layer Processing
Integrated Layer Processing (ILP) is an implementation concept which "permit[s] the implementor the option of performing all the [data] manipulation steps in one or two integ...
Torsten Braun, Christophe Diot