1001 search results - page 134 / 201 » Improving memory hierarchy performance for irregular applica... |
163
click to vote
ASPLOS
2010
ACM
16 years 1 months ago
2010
ACM
To make efficient use of CMPs with tens to hundreds of cores, it is often necessary to exploit fine-grain parallelism. However, managing tasks of a few thousand instructions is ...
167
click to vote
VISUALIZATION
1997
IEEE
15 years 10 months ago
1997
IEEE
In the area of scientific visualization, input data sets are often very large. In visualization of Computational Fluid Dynamics (CFD) in particular, input data sets today can surp...
180
click to vote
SASP
2009
IEEE
16 years 1 months ago
2009
IEEE
— In this paper, we present Parade, a novel and flexible parallel architecture for the deinterleaving of combined pulsetrains. This is a commonly performed task in various areas ...
158
click to vote
MICRO
1997
IEEE
15 years 10 months ago
1997
IEEE
As the disparity between processor and main memory performance grows, the number of execution cycles spent waiting for memory accesses to complete also increases. As a result, lat...
153
click to vote
IWMM
2009
Springer
16 years 26 days ago
2009
Springer
Good spatial locality alleviates both the latency and bandwidth problem of memory by boosting the effect of prefetching and improving the utilization of cache. However, convention...