1001 search results - page 112 / 201 » Improving memory hierarchy performance for irregular applica... |
181
click to vote
ICCS
2005
Springer
15 years 12 months ago
2005
Springer
Cray X1 Fortran and C/C++ compilers provide a number of loop transformations, notably vectorization and multistreaming, in order to exploit the multistreaming processor (MSP) hard...
168
click to vote
ICS
1999
Tsinghua U.
15 years 10 months ago
1999
Tsinghua U.
A consistency protocol can be termed symmetric if all processors are treated identically when they access common resources. By contrast, asymmetric protocols usually assign a home...
171
click to vote
CCGRID
2010
IEEE
15 years 5 months ago
2010
IEEE
—While computing speed continues increasing rapidly, data-access technology is lagging behind. Data-access delay, not the processor speed, becomes the leading performance bottlen...
184
click to vote
ICCAD
2008
IEEE
16 years 3 months ago
2008
IEEE
— As transistor sizes continue to shrink and the number of transistors per chip keeps increasing, chip multiprocessors (CMPs) are becoming a promising alternative to remain on th...
157
click to vote
CF
2009
ACM
16 years 27 days ago
2009
ACM
Resource management on accelerator based systems is complicated by the disjoint nature of the main CPU and accelerator, which involves separate memory hierarhcies, different degr...