1001 search results - page 109 / 201 » Improving memory hierarchy performance for irregular applica... |
161
click to vote
DATE
2003
IEEE
15 years 11 months ago
2003
IEEE
The widening gap between processor and memory speeds renders data locality optimization a very important issue in data-intensive embedded applications. Throughout the years hardwa...
187
click to vote
CODES
2005
IEEE
16 years 18 hour ago
2005
IEEE
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
296
click to vote
POPL
2007
ACM
16 years 6 months ago
2007
ACM
Constraint Handling Rules (CHR) is a concurrent committedchoice constraint logic programming language to describe transformations (rewritings) among multi-sets of constraints (ato...
142
click to vote
IPPS
2009
IEEE
16 years 1 months ago
2009
IEEE
The Cell is a heterogeneous multicore processor that has attracted much attention in the HPC community. The bulk of the computational workload on the Cell processor is carried by ...
217
click to vote
ISPASS
2009
IEEE
16 years 1 months ago
2009
IEEE
Modern Graphic Processing Units (GPUs) provide sufficiently flexible programming models that understanding their performance can provide insight in designing tomorrow’s manyco...