Sciweavers

5523 search results - page 722 / 1105
» Improving application performance with hardware data structu...
Sort
View
DAGSTUHL
2004
15 years 8 months ago
Removing Cycles in Esterel Programs
Abstract. Synchronous programs may contain cyclic signal interdependencies. This prohibits a static scheduling, which limits the choice of available compilation techniques for such...
Jan Lukoschus, Reinhard von Hanxleden
JCP
2008
97views more  JCP 2008»
15 years 6 months ago
Profiling Tools for FPGA-Based Embedded Systems: Survey and Quantitative Comparison
Profiling tools are computer-aided design (CAD) tools that help in determining the computationally intensive portions in software. Embedded systems consist of hardware and software...
Jason G. Tong, Mohammed A. S. Khalid
HPCA
2003
IEEE
16 years 7 months ago
TCP: Tag Correlating Prefetchers
Although caches for decades have been the backbone of the memory system, the speed gap between CPU and main memory suggests their augmentation with prefetching mechanisms. Recentl...
Zhigang Hu, Margaret Martonosi, Stefanos Kaxiras
ISPASS
2005
IEEE
16 years 9 days ago
Partitioning Multi-Threaded Processors with a Large Number of Threads
Today’s general-purpose processors are increasingly using multithreading in order to better leverage the additional on-chip real estate available with each technology generation...
Ali El-Moursy, Rajeev Garg, David H. Albonesi, San...
PADS
2000
ACM
15 years 11 months ago
Applying parallel discrete event simulation to network emulation
The simulation of wide area computer networks is one area where the benefits of parallel simulation have been clearly demonstrated. Here we present a description of a system that...
Rob Simmonds, Russell Bradford, Brian Unger