5523 search results - page 662 / 1105 » Improving application performance with hardware data structu... |
171
click to vote
IEEEPACT
2008
IEEE
16 years 1 months ago
2008
IEEE
Chip Multiprocessors (CMPs) allow different applications to concurrently execute on a single chip. When applications with differing demands for memory compete for a shared cache, ...
182
click to vote
ISCA
2009
IEEE
16 years 1 months ago
2009
IEEE
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
153
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
—In this paper, we propose a scalable and transparent parallelization scheme using threads for multi-core processor. The performance achieved by our scheme is scalable to the num...
190
click to vote
ISPASS
2007
IEEE
16 years 1 months ago
2007
IEEE
Address re-mapping techniques in so-called active memory systems have been shown to dramatically increase the performance of applications with poor cache and/or communication beha...
187
click to vote
JUCS
2006
15 years 6 months ago
2006
Abstract: As enterprises worldwide race to improve real-time management to improve productivity, customer services and flexibility, huge resources have been invested into enterpris...