Sciweavers

11784 search results - page 703 / 2357
» Improving Software Process Improvement
Sort
View
DAC
2010
ACM
15 years 7 months ago
Instruction cache locking using temporal reuse profile
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the per...
Yun Liang, Tulika Mitra
ARTCOM
2009
IEEE
15 years 10 months ago
Maximizing the Efficiency of Parallel Apriori Algorithm
In this paper we attempt to maximize the efficiency of the parallel Apriori Algorithm. The paper analyzes the performance of the algorithm over different datasets and over n proce...
Ketan Shah, Sunita Mahajan
IC
2004
15 years 8 months ago
Scalable Reliable Multicast Using Receiver Grouping
Scalable Reliable Multicast Protocols have been the subject of much research in recent years. We propose a new protocol that groups receivers for error recovery into fixed-size gr...
Elias G. Khalaf, S. Sitharama Iyengar
MICRO
2010
IEEE
270views Hardware» more  MICRO 2010»
15 years 5 months ago
Many-Thread Aware Prefetching Mechanisms for GPGPU Applications
Abstract-- We consider the problem of how to improve memory latency tolerance in massively multithreaded GPGPUs when the thread-level parallelism of an application is not sufficien...
Jaekyu Lee, Nagesh B. Lakshminarayana, Hyesoon Kim...
267
Voted
MOBISYS
2006
ACM
16 years 6 months ago
Pegboard: a framework for developing mobile applications
Tool support for mobile application development can significantly improve programmer productivity and software quality. Pegboard is a novel tooling framework that extends the Ecli...
Danny Soroker, Ramón Cáceres, Danny ...