Sciweavers

2032 search results - page 210 / 407
» Improving Java performance using hardware translation
Sort
View
ICRA
2010
IEEE
153views Robotics» more  ICRA 2010»
15 years 5 months ago
Communication-based leashing of real flying robots
—— Aerial robots are often required to remain within the communication range of a base station on the ground to exchange commands, sensor data or as a safety mechanism. For this...
Sabine Hauert, Severin Leven, Jean-Christophe Zuff...
AVSS
2006
IEEE
16 years 17 days ago
Real-Time Video Segmentation with VGA Resolution and Memory Bandwidth Reduction
This paper presents the implementation of a video segmentation unit used for embedded automated video surveillance systems. Various aspects of the underlying segmentation algorith...
Hongtu Jiang, Viktor Öwall, Håkan Ard&o...
HIPEAC
2010
Springer
15 years 4 months ago
Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems
We propose a new design for an energy-efficient hardware transactional memory (HTM) system for power-aware embedded devices. Prior hardware transactional memory designs proposed a ...
Cesare Ferri, Samantha Wood, Tali Moreshet, R. Iri...
DAC
2007
ACM
16 years 7 months ago
Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction
The ability to account for the growing impacts of multiple process variations in modern technologies is becoming an integral part of nanometer VLSI design. Under the context of ti...
Zhuo Feng, Peng Li, Yaping Zhan
ICCAD
2001
IEEE
184views Hardware» more  ICCAD 2001»
16 years 3 months ago
CALiBeR: A Software Pipelining Algorithm for Clustered Embedded VLIW Processors
In this paper we describe a software pipelining framework, CALiBeR (Cluster Aware Load Balancing Retiming Algorithm), suitable for compilers targeting clustered embedded VLIW proc...
Cagdas Akturan, Margarida F. Jacome