2032 search results - page 194 / 407 » Improving Java performance using hardware translation |
144
click to vote
MSS
2000
IEEE
15 years 11 months ago
2000
IEEE
Over the last decade, processors have made enormous gains in speed. But increase in the speed of the secondary and tertiary storage devices could not cope with these gains. The re...
184
click to vote
ISCA
1993
IEEE
15 years 10 months ago
1993
IEEE
Parallel programs that use critical sections and are executed on a shared-memory multiprocessor with a writeinvalidate protocol result in invalidation actions that could be elimin...
184
click to vote
ICCAD
2009
IEEE
15 years 4 months ago
2009
IEEE
The emerging Spin Torque Transfer memory (STT-RAM) is a promising candidate for future on-chip caches due to STT-RAM's high density, low leakage, long endurance and high acce...
158
click to vote
DATE
2008
IEEE
16 years 29 days ago
2008
IEEE
—The contribution of memory latency to execution time continues to increase, and latency hiding mechanisms become ever more important for efficient processor design. While high-...
149
click to vote
ICCD
2004
IEEE
16 years 3 months ago
2004
IEEE
This paper proposes a new formalism for layout-driven optimization of datapaths. It is based on preserving an arithmetic bit level representation of the arithmetic circuit portion...