Sciweavers

2032 search results - page 174 / 407
» Improving Java performance using hardware translation
Sort
View
PLDI
2010
ACM
15 years 9 months ago
DRFX: a simple and efficient memory model for concurrent programming languages
The most intuitive memory model for shared-memory multithreaded programming is sequential consistency (SC), but it disallows the use of many compiler and hardware optimizations th...
Daniel Marino, Abhayendra Singh, Todd D. Millstein...
SYSTOR
2009
ACM
16 years 29 days ago
Energy and performance evaluation of lossless file data compression on server systems
Data compression has been claimed to be an attractive solution to save energy consumption in high-end servers and data centers. However, there has not been a study to explore this...
Rachita Kothiyal, Vasily Tarasov, Priya Sehgal, Er...
PAMI
2006
186views more  PAMI 2006»
15 years 6 months ago
Performance Evaluation of Fingerprint Verification Systems
This paper is concerned with the performance evaluation of fingerprint verification systems. After an initial classification of biometric testing initiatives, we explore both the t...
Raffaele Cappelli, Dario Maio, Davide Maltoni, Jam...
ICC
2000
IEEE
113views Communications» more  ICC 2000»
15 years 11 months ago
LSMAC and LSNAT: Two Approaches for Cluster-Based Scalable Web Servers
— Server responsiveness and scalability are more important than ever in today’s client/server dominated network environments. Recently, researchers have begun to consider clust...
Xuehong Gan, Trevor Schroeder, Steve Goddard, Byra...
HPCA
2000
IEEE
15 years 11 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...