Sciweavers

2032 search results - page 173 / 407
» Improving Java performance using hardware translation
Sort
View
ISCA
2009
IEEE
180views Hardware» more  ISCA 2009»
16 years 1 months ago
Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices
The widespread use of multicore processors has dramatically increased the demands on high bandwidth and large capacity from memory systems. In a conventional DDR2/DDR3 DRAM memory...
Hongzhong Zheng, Jiang Lin, Zhao Zhang, Zhichun Zh...
ICCAD
2008
IEEE
153views Hardware» more  ICCAD 2008»
16 years 3 months ago
SPM management using Markov chain based data access prediction
— Leveraging the power of scratchpad memories (SPMs) available in most embedded systems today is crucial to extract maximum performance from application programs. While regular a...
Taylan Yemliha, Shekhar Srikantaiah, Mahmut T. Kan...
CGO
2003
IEEE
15 years 11 months ago
Adaptive Online Context-Sensitive Inlining
As current trends in software development move toward more complex object-oriented programming, inlining has become a vital optimization that provides substantial performance impr...
Kim M. Hazelwood, David Grove
ICCAD
1997
IEEE
121views Hardware» more  ICCAD 1997»
15 years 10 months ago
Adaptive methods for netlist partitioning
An algorithm that remains in use at the core of many partitioning systems is the Kernighan-Lin algorithm and a variant the Fidducia-Matheysses (FM) algorithm. To understand the FM...
Wray L. Buntine, Lixin Su, A. Richard Newton, Andr...
IEEEPACT
2006
IEEE
16 years 14 days ago
Fast, automatic, procedure-level performance tuning
This paper presents an automated performance tuning solution, which partitions a program into a number of tuning sections and finds the best combination of compiler options for e...
Zhelong Pan, Rudolf Eigenmann