Sciweavers

2032 search results - page 165 / 407
» Improving Java performance using hardware translation
Sort
View
SIGCOMM
2010
ACM
15 years 6 months ago
Detecting the performance impact of upgrades in large operational networks
Networks continue to change to support new applications, improve reliability and performance and reduce the operational cost. The changes are made to the network in the form of up...
Ajay Anil Mahimkar, Han Hee Song, Zihui Ge, Aman S...
CASES
2008
ACM
15 years 8 months ago
Reducing pressure in bounded DBT code caches
Dynamic binary translators (DBT) have recently attracted much attention for embedded systems. The effective implementation of DBT in these systems is challenging due to tight cons...
José Baiocchi, Bruce R. Childers, Jack W. D...
VR
2000
IEEE
172views Virtual Reality» more  VR 2000»
15 years 10 months ago
An Intelligent User Interface with Motion Planning for 3D Navigation
Due to the rapid evolution of graphics hardware, interactive 3D graphics is becoming popular on desktop personal computers. However, it remains a challenging task for a novice use...
Tsai-Yen Li, Hung-Kai Ting
SAMOS
2005
Springer
15 years 12 months ago
Flux Caches: What Are They and Are They Useful?
In this paper, we introduce the concept of flux caches envisioned to improve processor performance by dynamically changing the cache organization and implementation. Contrary to t...
Georgi Gaydadjiev, Stamatis Vassiliadis
CN
2007
129views more  CN 2007»
15 years 6 months ago
Performance evaluation of MAC transmission power control in wireless sensor networks
In this paper we provide a method to analytically compute the energy saving provided by the use of transmission power control (TPC) at the MAC layer in wireless sensor networks (W...
Javier Vales-Alonso, Esteban Egea-López, Al...