Sciweavers

2032 search results - page 149 / 407
» Improving Java performance using hardware translation
Sort
View
SECON
2008
IEEE
16 years 24 days ago
TCP Performance in Coded Wireless Mesh Networks
This paper investigates the benefit of network coding for TCP traffic in a wireless mesh network. We implement network coding in a real wireless mesh network and measure TCP thr...
Yong Huang, Majid Ghaderi, Donald F. Towsley, Weib...
IEEEPACT
2007
IEEE
16 years 22 days ago
Component-Based Lock Allocation
The allocation of lock objects to critical sections in concurrent programs affects both performance and correctness. Recent work explores automatic lock allocation, aiming primari...
Richard L. Halpert, Christopher J. F. Pickett, Cla...
ERSA
2009
185views Hardware» more  ERSA 2009»
15 years 4 months ago
Woolcano: An Architecture And Tool Flow For Dynamic Instruction Set Extension On Xilinx Virtex-4 FX
In this paper, we introduce the Woolcano reconfigurable processor architecture. The architecture is based on the Xilinx Virtex-4 FX FPGA and leverages the Auxiliary Processing Uni...
Mariusz Grad, Christian Plessl
DATE
2008
IEEE
156views Hardware» more  DATE 2008»
16 years 26 days ago
Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications
Embedded systems are becoming increasingly complex. Besides the additional processing capabilities, they are characterized by high diversity of computational models coexisting in ...
Antonio Carlos Schneider Beck, Mateus B. Rutzig, G...
DATE
2008
IEEE
107views Hardware» more  DATE 2008»
16 years 26 days ago
Merged Computation for Whirlpool Hashing
This paper presents an improved hardware structure for the computation of the Whirlpool hash function. By merging the round key computation with the data compression and by using ...
Ricardo Chaves, Georgi Kuzmanov, Leonel Sousa, Sta...