Sciweavers

2032 search results - page 140 / 407
» Improving Java performance using hardware translation
Sort
View
ISPASS
2010
IEEE
16 years 1 months ago
Memphis: Finding and fixing NUMA-related performance problems on multi-core platforms
—Until recently, most high-end scientific applications have been immune to performance problems caused by NonUniform Memory Access (NUMA). However, current trends in micro-proces...
Collin McCurdy, Jeffrey S. Vetter
ICCAD
1996
IEEE
80views Hardware» more  ICCAD 1996»
15 years 10 months ago
Generalized constraint generation in the presence of non-deterministic parasitics
In a constraint-drivenlayout synthesisenvironment,parasitic constraints are generated and implemented in each phase of the design process to meet a given set of performance specif...
Edoardo Charbon, Paolo Miliozzi, Enrico Malavasi, ...
FSE
2009
Springer
159views Cryptology» more  FSE 2009»
16 years 1 months ago
Intel's New AES Instructions for Enhanced Performance and Security
The Advanced Encryption Standard (AES) is the Federal Information Processing Standard for symmetric encryption. It is widely believed to be secure and efficient, and is therefore b...
Shay Gueron
GPCE
2003
Springer
15 years 11 months ago
A Selective, Just-in-Time Aspect Weaver
Dynamic AOP (Aspect-Oriented Programming) is receiving growing interests in both the academia and the industry. Since it allows weaving aspects with a program at runtime, it is use...
Yoshiki Sato, Shigeru Chiba, Michiaki Tatsubori
HPCA
2005
IEEE
16 years 6 months ago
Unbounded Transactional Memory
Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional ...
C. Scott Ananian, Krste Asanovic, Bradley C. Kuszm...