2194 search results - page 325 / 439 » Improving HLRTA*( k ) |
175
click to vote
IPPS
2000
IEEE
15 years 10 months ago
2000
IEEE
Effective utilization of cache memories is a key factor in achieving high performance in computing the Discrete Fourier Transform (DFT). Most optimizationtechniques for computing ...
249
click to vote
SC
2000
ACM
15 years 10 months ago
2000
ACM
We aimed to study the performance of a parallel implementation of an intraoperative nonrigid registration algorithm that accurately simulates the biomechanical properties of the b...
189
click to vote
ICCAD
1999
IEEE
15 years 10 months ago
1999
IEEE
This paper describes a polynomial time algorithm for min-area retiming for edge-triggered circuits to handle both setup and hold constraints. Given a circuit G and a target clock ...
154
click to vote
ISPASS
2007
IEEE
16 years 21 days ago
2007
IEEE
We have studied DRAM-level prefetching for the fully buffered DIMM (FB-DIMM) designed for multi-core processors. FB-DIMM has a unique two-level interconnect structure, with FB-DIM...
162
click to vote
COCO
2007
Springer
16 years 18 days ago
2007
Springer
We consider the k-layer pointer jumping problem in the one-way multi-party number-on-the-forehead communication model. Sufficiently strong lower bounds for the problem would have...