857 search results - page 133 / 172 » Implementing a STARI chip |
152
click to vote
GLVLSI
2007
IEEE
16 years 10 days ago
2007
IEEE
A PAL-based logic block is the core of great majority of contemporary CPLD devices. The purpose of the paper is to present a new approach to multi-level synthesis for PAL-based CP...
148
click to vote
ICC
2007
IEEE
16 years 10 days ago
2007
IEEE
— High power dissipation in packet switches and routers is fast turning into a key problem, owing to increasing line speeds and decreasing chip sizes. To address this issue, we i...
138
click to vote
ISCA
2007
IEEE
16 years 9 days ago
2007
IEEE
Virtualization has become much more important throughout the computer industry both to improve security and to support multiple workloads on the same hardware with effective isola...
161
click to vote
CP
2007
Springer
16 years 5 days ago
2007
Springer
The increasing levels of system integration in Multi-Processor System-on-Chips (MPSoCs) emphasize the need for new design flows for efficient mapping of multi-task applications o...
149
click to vote
EUROCRYPT
2007
Springer
16 years 5 days ago
2007
Springer
Significant progress in the design of special purpose hardware for supporting the Number Field Sieve (NFS) has been made. From a practical cryptanalytic point of view, however, no...