Sciweavers

5562 search results - page 713 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
DATE
2005
IEEE
116views Hardware» more  DATE 2005»
16 years 12 days ago
A Complete Network-On-Chip Emulation Framework
Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-OnChip (NoC) provide a structured way of realizing interconnections on silic...
Nicolas Genko, David Atienza, Giovanni De Micheli,...
210
Voted
HOTI
2005
IEEE
16 years 11 days ago
SIFT: Snort Intrusion Filter for TCP
Intrusion rule processing in reconfigurable hardware enables intrusion detection and prevention services to run at multi Gigabit/second rates. High-level intrusion rules mapped d...
Michael Attig, John W. Lockwood
HPCA
2005
IEEE
16 years 11 days ago
Microarchitectural Wire Management for Performance and Power in Partitioned Architectures
Future high-performance billion-transistor processors are likely to employ partitioned architectures to achieve high clock speeds, high parallelism, low design complexity, and low...
Rajeev Balasubramonian, Naveen Muralimanohar, Kart...
HPDC
2005
IEEE
16 years 11 days ago
Distributed application management using Plush
Abstract. Although a number of solutions exist for subtasks of application deployment and monitoring in large-scale, distributed environments, few tools provide a unified framewor...
Jeannie R. Albrecht, Christopher Tuttle, Alex C. S...
ICDCS
2005
IEEE
16 years 11 days ago
Location Estimation in Ad Hoc Networks with Directional Antennas
With the development of location aware sensor applications, location determination has become an increasingly important middleware technology. Numerous current technologies for lo...
Nipoon Malhotra, Mark D. Krasniewski, Chin-Lung Ya...