Sciweavers

5562 search results - page 671 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
CASES
2000
ACM
15 years 10 months ago
Flexible instruction processors
This paper introduces the notion of a Flexible Instruction Processor (FIP) for systematic customisation of instruction processor design and implementation. The features of our app...
Shay Ping Seng, Wayne Luk, Peter Y. K. Cheung
202
Voted
VLDB
1991
ACM
185views Database» more  VLDB 1991»
15 years 10 months ago
Experimental Evaluation of Real-Time Optimistic Concurrency Control Schemes
Due to its potential for a high degree of parallelism, optimistic concurrency control is expected to perform better than two-phase locking when integrated with priority-driven CPU...
Jiandong Huang, John A. Stankovic, Krithi Ramamrit...
ERSA
2006
133views Hardware» more  ERSA 2006»
15 years 8 months ago
An FPGA based Co-Design Architecture for MIMO Lattice Decoders
MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
Cao Liang, Jing Ma, Xin-Ming Huang
179
Voted
CORR
2008
Springer
118views Education» more  CORR 2008»
15 years 7 months ago
A Logic Programming Framework for Combinational Circuit Synthesis
Abstract. Logic Programming languages and combinational circuit synthesis tools share a common "combinatorial search over logic formulae" background. This paper attempts ...
Paul Tarau, Brenda Luderman
178
Voted
IJRR
2007
89views more  IJRR 2007»
15 years 6 months ago
Towards an Embedded Visuo-Inertial Smart Sensor
In neurological system of primates, changes in posture are detected by the central nervous system through a vestibular process. This process, located in inner ear, coordinates seve...
Pierre Chalimbaud, François Marmoiton, Fran...