Sciweavers

181 search results - page 7 / 37
» High-level area and power estimation for VLSI circuits
Sort
View
GLVLSI
2010
IEEE
296views VLSI» more  GLVLSI 2010»
15 years 6 months ago
AOP-based high-level power estimation in SystemC
The paper presents a novel high-level power modeling and estimation framework. The approach is based on a synergic integration of aspect-oriented programming(AOP) and SystemC. Mac...
Feng Liu, QingPing Tan, Xiaoyu Song, Naeem Abbasi
ICCAD
1997
IEEE
131views Hardware» more  ICCAD 1997»
15 years 10 months ago
COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits
Maximum instantaneous power in VLSI circuits has a great impact on circuit's reliability and the design of power and ground lines. To synthesizehighlyreliablesystems,accurate...
Chuan-Yu Wang, Kaushik Roy
ISVLSI
2003
IEEE
157views VLSI» more  ISVLSI 2003»
15 years 11 months ago
Joint Minimization of Power and Area in Scan Testing by Scan Cell Reordering
This paper describes a technique for re-ordering of scan cells to minimize power dissipation that is also capable of reducing the area overhead of the circuit compared to a random...
Shalini Ghosh, Sugato Basu, Nur A. Touba
GLVLSI
1998
IEEE
169views VLSI» more  GLVLSI 1998»
15 years 10 months ago
On the Characterization of Multi-Point Nets in Electronic Designs
Important layout properties of electronic designs include interconnection length values, clock speed, area requirements, and power dissipation. A reliable estimation of those prop...
Dirk Stroobandt, Fadi J. Kurdahi
VLSID
2007
IEEE
128views VLSI» more  VLSID 2007»
16 years 6 months ago
A Low Power Frequency Multiplication Technique for ZigBee Transciever
A low-power frequency multiplication technique, developed for ZigBee (IEEE 802.15.4) like applications is presented. We have provided an estimate for the power consumption for a g...
Jagdish Nayayan Pandey, Sudhir S. Kudva, Bharadwaj...