Sciweavers

6138 search results - page 817 / 1228
» High performance computing through parallel processing
Sort
View
SPAA
2005
ACM
16 years 13 days ago
Concurrent cache-oblivious b-trees
This paper presents concurrent cache-oblivious (CO) B-trees. We extend the cache-oblivious model to a parallel or distributed setting and present three concurrent CO B-trees. Our ...
Michael A. Bender, Jeremy T. Fineman, Seth Gilbert...
ICPR
2008
IEEE
16 years 1 months ago
Enhanced speaker recognition based on intra-modal fusion and accent modeling
Speaker recognition systems, even though they have been around for four decades, have not been widely considered as standalone systems for biometric security because of their unac...
Srikanth Mangayyagari, Tanmoy Islam, Ravi Sankar
GLVLSI
2003
IEEE
173views VLSI» more  GLVLSI 2003»
16 years 5 days ago
40 MHz 0.25 um CMOS embedded 1T bit-line decoupled DRAM FIFO for mixed-signal applications
An embedded 40 MHz FIFO buffer for use in mixed-signal information processing applications is presented. The buffer design uses a 1T DRAM topology for its unit memory cell compone...
Michael I. Fuller, James P. Mabry, John A. Hossack...
ICASSP
2011
IEEE
14 years 10 months ago
Space-time beamforming for multiuser wireless relay networks
Abstract—The paper is concerned with a multiuser communication network, which is assisted by multiple relays. It has been observed through our previous related works that the con...
Anh H. Phan, Hoang Duong Tuan, Ha Hoang Kha
IPPS
2010
IEEE
15 years 4 months ago
KRASH: Reproducible CPU load generation on many-core machines
Abstract--In this article we present KRASH, a tool for reproducible generation of system-level CPU load. This tool is intended for use in shared memory machines equipped with multi...
Swann Perarnau, Guillaume Huard