Sciweavers

18572 search results - page 525 / 3715
» High performance C
Sort
View
GLVLSI
2003
IEEE
132views VLSI» more  GLVLSI 2003»
16 years 8 days ago
A highly regular multi-phase reseeding technique for scan-based BIST
In this paper a novel reseeding architecture for scan-based BIST, which uses an LFSR as TPG, is proposed. Multiple cells of the LFSR are utilized as sources for feeding the scan c...
Emmanouil Kalligeros, Xrysovalantis Kavousianos, D...
ICNP
2003
IEEE
16 years 7 days ago
Mobile Distributed Information Retrieval for Highly-Partitioned Networks
We propose and evaluate a mobile, peer-to-peer Information Retrieval system. Such a system can, for example, support medical care in a disaster by allowing access to a large colle...
Katrina M. Hanna, Brian Neil Levine, R. Manmatha
APPT
2003
Springer
16 years 6 days ago
A Highly Efficient FC-SAN Based on Load Stream
The speed of storing and fetching data on SCSI disks has a great restriction on the efficiency of SAN based on Fiber Channel Network. In this paper, a high-efficient FC-SAN storage...
Jiwu Shu, Jun Yao, Changdong Fu, Weimin Zheng
IPTPS
2003
Springer
16 years 5 days ago
SplitStream: High-Bandwidth Content Distribution in Cooperative Environments
In tree-based multicast systems, a relatively small number of interior nodes carry the load of forwarding multicast messages. This works well when the interior nodes are dedicated...
Miguel Castro, Peter Druschel, Anne-Marie Kermarre...
DATE
2002
IEEE
95views Hardware» more  DATE 2002»
15 years 12 months ago
Optimal Transistor Tapering for High-Speed CMOS Circuits
Transistor tapering is a widely used technique applied to optimize the geometries of CMOS transistors in highperformance circuit design with a view to minimizing the delay of a FE...
Li Ding 0002, Pinaki Mazumder