18572 search results - page 265 / 3715 » High performance C |
161
click to vote
DATE
2008
IEEE
16 years 1 months ago
2008
IEEE
The following study shows a direct comparison of memory write policies in Shared Memory Multicore Systems. Although there are much work and many studies about this issue, our work...
161
click to vote
IPPS
2007
IEEE
16 years 26 days ago
2007
IEEE
Emerging heterogeneous multiprocessors will have custom memory and bus architectures that must balance resource sharing and system partitioning to meet cost constraints. We propos...
155
click to vote
ISQED
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper presents a hybrid BIST architecture and methods for optimizing it to test systems-on-chip in a cost effective way. The proposed self-test architecture can be implemente...
144
click to vote
CODES
2004
IEEE
15 years 10 months ago
2004
IEEE
In this paper we present an approach to multi-objective exploration of the mapping space of a mesh-based network-on-chip architecture. Based on evolutionary computing techniques, ...
163
click to vote
ESWS
2008
Springer
15 years 8 months ago
2008
Springer
Abstract. We present a demo of SCARLET, a technique for discovering relations between two concepts by harvesting the Semantic Web, i.e., automatically finding and exploring multipl...