18572 search results - page 190 / 3715 » High performance C |
159
click to vote
ESCIENCE
2005
IEEE
16 years 2 days ago
2005
IEEE
Volunteer computing projects use a task server to manage work. Clients periodically communicate with the server to report completed tasks and get new tasks. The rate at which the ...
146
click to vote
FCCM
2005
IEEE
16 years 2 days ago
2005
IEEE
We report test results from a prototype asynchronous FPGA (AFPGA) implemented in TSMC’s 0.18μm CMOS process. The AFPGA uses SRAM-based configuration bits with pipelined logic ...
154
click to vote
ICMCS
2005
IEEE
16 years 1 days ago
2005
IEEE
The paper presents a high-performance architecture of the bit-plane coder for the embedded block coding algorithm in JPEG 2000. The architecture adopts a pipeline structure and is...
145
click to vote
ISVLSI
2005
IEEE
16 years 1 days ago
2005
IEEE
The clock period in conventional pipeline scheme is proportional to the maximum delay while in hybrid wave-pipelining it is proportional to the maximum delay difference. An 8×8-b...
