Sciweavers

619 search results - page 44 / 124
» High Performance Integrated Network Communications Architect...
Sort
View
SIGCOMM
2005
ACM
15 years 11 months ago
ExOR: opportunistic multi-hop routing for wireless networks
This paper describes ExOR, an integrated routing and MAC protocol that increases the throughput of large unicast transfers in multi-hop wireless networks. ExOR chooses each hop of...
Sanjit Biswas, Robert Morris
ASPDAC
2006
ACM
143views Hardware» more  ASPDAC 2006»
16 years 2 days ago
Constraint-driven bus matrix synthesis for MPSoC
– Modern multi-processor system-on-chip (MPSoC) designs have high bandwidth constraints which must be satisfied by the underlying communication architecture. Bus matrix based com...
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
IJHPCN
2006
106views more  IJHPCN 2006»
15 years 6 months ago
Performance evaluation of the Sun Fire Link SMP clusters
As symmetric multiprocessors become commonplace, the interconnection networks and the communication system software in clusters of multiprocessors become critical to achieving high...
Ying Qian, Ahmad Afsahi, Nathan R. Fredrickson, Re...
VLSID
2006
IEEE
169views VLSI» more  VLSID 2006»
16 years 6 months ago
A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks
The two dominant architectural choices for implementing efficient communication fabrics for SoC's have been transaction-based buses and packet-based Networks-onChip (NoC). Bo...
Thomas D. Richardson, Chrysostomos Nicopoulos, Don...
SAC
2009
ACM
15 years 10 months ago
The device service bus: a solution for embedded device integration through web services
This paper presents a middleware infrastructure for integration of heterogeneous embedded devices in ubiquitous computing environments. The proposed infrastructure employs the Dev...
Gustavo Medeiros Araújo, Frank Siqueira