619 search results - page 11 / 124 » High Performance Integrated Network Communications Architect... |
166
click to vote
IPPS
2007
IEEE
16 years 9 days ago
2007
IEEE
The IBM Cyclops-64 (C64) chip employs a multithreaded architecture that integrates a large number of hardware thread units on a single chip. A cellular supercomputer is being deve...
193
click to vote
JSA
2010
15 years 24 days ago
2010
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
156
click to vote
IPPS
2007
IEEE
16 years 9 days ago
2007
IEEE
In this paper we present a cost-effective, high bandwidth server I/O network architecture, named PaScal (Parallel and Scalable). We use the PaScal server I/O network to support da...
147
click to vote
SAINT
2005
IEEE
15 years 11 months ago
2005
IEEE
This paper presents a middleware architecture for the adaptable management of heterogeneous wireless resources. The main application of the proposed architecture is the optimal ut...
154
click to vote
INFOCOM
1999
IEEE
15 years 10 months ago
1999
IEEE
Wire-speed IP (Internet Protocol) routers require very fast routing table lookup for incoming IP packets. The routing table lookup operation is time consuming because the part of ...