Sciweavers

5788 search results - page 340 / 1158
» High Performance Computing for the Masses
Sort
View
212
Voted
IPPS
1999
IEEE
15 years 11 months ago
The Impact of Memory Hierarchies on Cluster Computing
Using off-the-shelf commodity workstations and PCs to build a cluster for parallel computing has become a common practice. A choice of a cost-effective cluster computing platform ...
Xing Du, Xiaodong Zhang
179
Voted
CHI
2010
ACM
16 years 3 days ago
Exploring iterative and parallel human computation processes
Services like Amazon’s Mechanical Turk have opened the door for exploration of processes that outsource computation to humans. These human computation processes hold tremendous ...
Greg Little
FPGA
2000
ACM
122views FPGA» more  FPGA 2000»
15 years 10 months ago
A reconfigurable multi-function computing cache architecture
A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor chip. However, some applications may not actively need all the cache storage, especially...
Huesung Kim, Arun K. Somani, Akhilesh Tyagi
CVPR
2009
IEEE
17 years 1 months ago
A Min-Max Framework of Cascaded Classifier with Multiple Instance Learning for Computer Aided Diagnosis
The computer aided diagnosis (CAD) problems of detecting potentially diseased structures from medical images are typically distinguished by the following challenging characterist...
Dijia Wu (Rensselaer Polytechnic Institute), Jinbo...
ICCD
2006
IEEE
148views Hardware» more  ICCD 2006»
16 years 3 months ago
Trends and Future Directions in Nano Structure Based Computing and Fabrication
— As silicon CMOS devices are scaled down into the nanoscale regime, new challenges at both the device and system level are arising. While some of these challenges will be overco...
R. Iris Bahar