Sciweavers

2852 search results - page 190 / 571
» High Performance Architectures and Compilers
Sort
View
ICCAD
2001
IEEE
143views Hardware» more  ICCAD 2001»
16 years 3 months ago
Transient Power Management Through High Level Synthesis
The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit’s power dissipation (e.g., peak power, and power gradien...
Vijay Raghunathan, Srivaths Ravi, Anand Raghunatha...
ICS
1999
Tsinghua U.
15 years 10 months ago
Software trace cache
—This paper explores the use of compiler optimizations which optimize the layout of instructions in memory. The target is to enable the code to make better use of the underlying ...
Alex Ramírez, Josep-Lluis Larriba-Pey, Carl...
CASES
2007
ACM
15 years 10 months ago
A fast and generic hybrid simulation approach using C virtual machine
Instruction Set Simulators (ISSes) are important tools for cross-platform software development. The simulation speed is a major concern and many approaches have been proposed to i...
Lei Gao, Stefan Kraemer, Rainer Leupers, Gerd Asch...
CSCW
2006
ACM
16 years 12 days ago
Response times in N-user replicated, centralized, and proximity-based hybrid collaboration architectures
We evaluate response times, in N-user collaborations, of the popular centralized (client-server) and replicated (peer-to-peer) architectures, and a hybrid architecture in which ea...
Sasa Junuzovic, Prasun Dewan
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
16 years 22 days ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August