Sciweavers

5977 search results - page 691 / 1196
» Hierarchical Performance Modeling for Distributed System Arc...
Sort
View
IPPS
2007
IEEE
16 years 1 months ago
Power-Aware Speedup
Power-aware processors operate in various power modes to reduce energy consumption with a corresponding decrease in peak processor throughput. Recent work has shown power-aware cl...
Rong Ge, Kirk W. Cameron
DAC
2003
ACM
16 years 8 months ago
Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system
This paper describes a case study and design flow of a secure embedded system called ThumbPod, which uses cryptographic and biometric signal processing acceleration. It presents t...
David Hwang, Bo-Cheng Lai, Patrick Schaumont, Kazu...
SP
2002
IEEE
122views Security Privacy» more  SP 2002»
15 years 6 months ago
The UNICORE Grid infrastructure
UNICORE (Uniform Interface to Computer Resources) is a software infrastructure supporting seamless and secure access to distributed resources. UNICORE allows uniform access to dif...
Mathilde Romberg
SEMWEB
2007
Springer
16 years 1 months ago
YARS2: A Federated Repository for Querying Graph Structured Data from the Web
We present the architecture of an end-to-end semantic search engine that uses a graph data model to enable interactive query answering over structured and interlinked data collecte...
Andreas Harth, Jürgen Umbrich, Aidan Hogan, S...
AEI
2010
115views more  AEI 2010»
15 years 7 months ago
BRAHMS: Novel middleware for integrated systems computation
Abstract-- Computational modellers are becoming increasingly interested in building large, eclectic, biological models. These may integrate nervous system components at various lev...
Benjamin Mitchinson, Tak-Shing Chan, Jonathan M. C...