Sciweavers

5977 search results - page 690 / 1196
» Hierarchical Performance Modeling for Distributed System Arc...
Sort
View
ISQED
2010
IEEE
137views Hardware» more  ISQED 2010»
15 years 5 months ago
Analysis of power supply induced jitter in actively de-skewed multi-core systems
This paper studies multi-core clock distribution using active deskewing methods. We propose an efficient methodology that uses Verilog-A to model PLLs, clock trees and power suppl...
Derek Chan, Matthew R. Guthaus
GECCO
2010
Springer
140views Optimization» more  GECCO 2010»
15 years 7 months ago
Shared memory genetic algorithms in a multi-agent context
In this paper we present a concurrent implementation of genetic algorithms designed for shared memory architectures intended to take advantage of multi-core processor platforms. O...
Dana Vrajitoru
CCGRID
2001
IEEE
15 years 10 months ago
xBSP: An Efficient BSP Implementation for clan
Virtual Interface Architecture(VIA) is a light-weight protocol for protected user-level zero-copy communication. In spite of high performance of VIA, the previous MPI implementati...
Yang-Suk Kee, Soonhoi Ha
HPCA
2007
IEEE
16 years 7 months ago
Concurrent Direct Network Access for Virtual Machine Monitors
This paper presents hardware and software mechanisms to enable concurrent direct network access (CDNA) by operating systems running within a virtual machine monitor. In a conventi...
Jeffrey Shafer, David Carr, Aravind Menon, Scott R...
SIGSOFT
2007
ACM
16 years 7 months ago
A framework for characterization and analysis of software system scalability
The term scalability appears frequently in computing literature, but it is a term that is poorly defined and poorly understood. The lack of a clear, consistent and systematic trea...
Leticia Duboc, David S. Rosenblum, Tony Wicks