Sciweavers

5977 search results - page 543 / 1196
» Hierarchical Performance Modeling for Distributed System Arc...
Sort
View
PDP
2011
IEEE
14 years 11 months ago
Quantifying Thread Vulnerability for Multicore Architectures
Abstract—Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, mu...
Isil Oz, Haluk Rahmi Topcuoglu, Mahmut T. Kandemir...
MOBIWAC
2009
ACM
16 years 2 months ago
The sociable traveller: human travelling patterns in social-based mobility
Understanding how humans move is a key factor for the design and evaluation of networking protocols and mobility management solutions in mobile networks. This is particularly true...
Chiara Boldrini, Marco Conti, Andrea Passarella
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
15 years 12 months ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for application−specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...
COLCOM
2007
IEEE
16 years 1 months ago
Multicasting in groupware?
— While multicast has been studied extensively in many domains such as content streaming and file sharing, there is little research applying it to synchronous collaborations invo...
Sasa Junuzovic, Prasun Dewan
IEEEPACT
2005
IEEE
16 years 1 months ago
Communication Optimizations for Fine-Grained UPC Applications
Global address space languages like UPC exhibit high performance and portability on a broad class of shared and distributed memory parallel architectures. The most scalable applic...
Wei-Yu Chen, Costin Iancu, Katherine A. Yelick