Sciweavers

17840 search results - page 3162 / 3568
» Heterogeneous Parallel Computing
Sort
View
IEEEPACT
2009
IEEE
15 years 4 months ago
Region Based Structure Layout Optimization by Selective Data Copying
As the gap between processor and memory continues to grow, memory performance becomes a key performance bottleneck for many applications. Compilers therefore increasingly seek to m...
Sandya S. Mannarswamy, Ramaswamy Govindarajan, Ris...
IEEEPACT
2009
IEEE
15 years 4 months ago
Adaptive Locks: Combining Transactions and Locks for Efficient Concurrency
Transactional memory is being advanced as an alternative to traditional lock-based synchronization for concurrent programming. Transactional memory simplifies the programming mode...
Takayuki Usui, Reimer Behrends, Jacob Evans, Yanni...
IEEEPACT
2009
IEEE
15 years 4 months ago
FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery
Abstract--Version management, one of the key design dimensions of Hardware Transactional Memory (HTM) systems, defines where and how transactional modifications are stored. Current...
Marc Lupon, Grigorios Magklis, Antonio Gonzá...
ACS
2011
15 years 1 months ago
Epicompletion in Frames with Skeletal Maps, III: When Maps are Closed
In previous work it was shown that there is an epireflection ψ of the category of all compact normal, joinfit frames, with skeletal maps, in the full subcategory of frames which...
Jorge Martínez
ADHOC
2011
15 years 1 months ago
A QoS-aware routing mechanism for multi-channel multi-interface ad-hoc networks
To accommodate real-time multimedia application while satisfying application QoS requirements in a wireless ad-hoc network, we need QoS control mechanisms. In this paper, we propo...
Shinsuke Kajioka, Naoki Wakamiya, Hiroki Satoh, Mo...
« Prev « First page 3162 / 3568 Last » Next »