Sciweavers

21437 search results - page 3942 / 4288
» Hardware
Sort
View
JEC
2006
61views more  JEC 2006»
15 years 6 months ago
Time-constrained loop scheduling with minimal resources
Many applications commonly found in digital signal processing and image processing applications can be represented by data-flow graphs (DFGs). In our previous work, we proposed a ...
Timothy W. O'Neil, Edwin Hsing-Mean Sha
ECCC
2007
99views more  ECCC 2007»
15 years 6 months ago
An Exponential Time/Space Speedup For Resolution
Satisfiability algorithms have become one of the most practical and successful approaches for solving a variety of real-world problems, including hardware verification, experime...
Philipp Hertel, Toniann Pitassi
JMLR
2006
80views more  JMLR 2006»
15 years 6 months ago
Using Machine Learning to Guide Architecture Simulation
An essential step in designing a new computer architecture is the careful examination of different design options. It is critical that computer architects have efficient means by ...
Greg Hamerly, Erez Perelman, Jeremy Lau, Brad Cald...
JMM2
2006
111views more  JMM2 2006»
15 years 6 months ago
A Microscopic Telepathology System for Multiresolution Computer-Aided Diagnostics
The aim of the presented system is simplification and speedup of the daily pathological examination routine. The system combines telepathology with computer-aided diagnostics algor...
Grigory Begelman, Michael Pechuk, Ehud Rivlin, Edm...
JNW
2006
142views more  JNW 2006»
15 years 6 months ago
Incorruptible Self-Cleansing Intrusion Tolerance and Its Application to DNS Security
Despite the increased focus on security, critical information systems remain vulnerable to cyber attacks. The trend lends importance to the concept of intrusion tolerance: there is...
Yih Huang, David Arsenault, Arun Sood
« Prev « First page 3942 / 4288 Last » Next »