Sciweavers

21437 search results - page 3882 / 4288
» Hardware
Sort
View
ASM
2008
ASM
15 years 8 months ago
Using EventB to Create a Virtual Machine Instruction Set Architecture
A Virtual Machine (VM) is a program running on a conventional microprocessor that emulates the binary instruction set, registers, and memory space of an idealized computing machine...
Stephen Wright
GLVLSI
2010
IEEE
149views VLSI» more  GLVLSI 2010»
15 years 8 months ago
Lightweight runtime control flow analysis for adaptive loop caching
Loop caches provide an effective method for decreasing memory hierarchy energy consumption by storing frequently executed code in a more energy efficient structure than the level ...
Marisha Rawlins, Ann Gordon-Ross
ASPLOS
2008
ACM
15 years 8 months ago
The potential for variable-granularity access tracking for optimistic parallelism
Support for optimistic parallelism such as thread-level speculation (TLS) and transactional memory (TM) has been proposed to ease the task of parallelizing software to exploit the...
Mihai Burcea, J. Gregory Steffan, Cristiana Amza
ASPLOS
2008
ACM
15 years 8 months ago
Predictor virtualization
Many hardware optimizations rely on collecting information about program behavior at runtime. This information is stored in lookup tables. To be accurate and effective, these opti...
Ioana Burcea, Stephen Somogyi, Andreas Moshovos, B...
ASSETS
2008
ACM
15 years 8 months ago
The flote: an instrument for people with limited mobility
The Flote is a wind instrument designed for people with limited mobility. Past work in this area has failed to deliver the musical expressiveness expected of an instrument while m...
Amal Dar Aziz, Chris Warren, Hayden Bursk, Sean Fo...
« Prev « First page 3882 / 4288 Last » Next »