Sciweavers

951 search results - page 135 / 191
» Hardware design experiences in ZebraNet
Sort
View
CHES
2004
Springer
121views Cryptology» more  CHES 2004»
15 years 11 months ago
Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure?
Since their publication in 1998, power analysis attacks have attracted significant attention within the cryptographic community. So far, they have been successfully applied to di...
François-Xavier Standaert, Siddika Berna &O...
GROUP
2009
ACM
15 years 11 months ago
Probing the potential of non-verbal group communication
Designing for non-verbal communication using e.g. gestures and other bodily expressions is difficult. Hardware and software need to be co-designed and harmonize in order to not th...
Petra Sundström, Tove Jaensson, Kristina H&ou...
ICCAD
2004
IEEE
155views Hardware» more  ICCAD 2004»
16 years 3 months ago
A flexibility aware budgeting for hierarchical flow timing closure
—In this paper, we present a new block budgeting algorithm which speeds up timing closure in timing driven hierarchical flows. After a brief description of the addressed flow, ...
Olivier Omedes, Michel Robert, Mohammed Ramdani
FPGA
2009
ACM
273views FPGA» more  FPGA 2009»
16 years 1 months ago
A parallel/vectorized double-precision exponential core to accelerate computational science applications
Many natural processes exhibit exponential decay and, consequently, computational scientists make extensive use of e−x in computer simulation experiments. While it is common to ...
Robin Pottathuparambil, Ron Sass
SIGMETRICS
2009
ACM
165views Hardware» more  SIGMETRICS 2009»
16 years 24 days ago
Understanding intrinsic characteristics and system implications of flash memory based solid state drives
Flash Memory based Solid State Drive (SSD) has been called a “pivotal technology” that could revolutionize data storage systems. Since SSD shares a common interface with the t...
Feng Chen, David A. Koufaty, Xiaodong Zhang