Sciweavers

3902 search results - page 363 / 781
» Hardware Synthesis from C C Models
Sort
View
ICCD
1997
IEEE
100views Hardware» more  ICCD 1997»
15 years 11 months ago
Optimal Clock Period Clustering for Sequential Circuits with Retiming
Abstract— In this paper we consider the problem of clustering sequential circuits subject to a bound on the area of each cluster, with the objective of minimizing the clock perio...
Arvind K. Karandikar, Peichen Pan, C. L. Liu
ASPDAC
2007
ACM
82views Hardware» more  ASPDAC 2007»
15 years 10 months ago
Efficient BMC for Multi-Clock Systems with Clocked Specifications
- Current industry trends in system design -- multiple clocks, clocks with arbitrary frequency ratios, multi-phased clocks, gated clocks, and level-sensitive latches, combined with...
Malay K. Ganai, Aarti Gupta
FPL
2007
Springer
150views Hardware» more  FPL 2007»
15 years 10 months ago
Discrete Event Simulation of Molecular Dynamics with Configurable Logic
: Molecular dynamics simulation based on discrete event simulation (DMD) is emerging as an alternative to time-step driven molecular dynamics (MD). DMD uses simplified discretized ...
Josh Model, Martin C. Herbordt
DATE
2004
IEEE
97views Hardware» more  DATE 2004»
15 years 10 months ago
A Formal Verification Methodology for Checking Data Integrity
Formal verification techniques have been playing an important role in pre-silicon validation processes. One of the most important points considered in performing formal verificati...
Yasushi Umezawa, Takeshi Shimizu
SIGMETRICS
2000
ACM
125views Hardware» more  SIGMETRICS 2000»
15 years 6 months ago
Resource management policies for e-commerce servers
Quality of service of e-commerce sites has been usually managed by the allocation of resources such as processors, disks, and network bandwidth, and by tracking conventional perfo...
Daniel A. Menascé, Rodrigo C. Fonseca, Virg...