Sciweavers

3902 search results - page 362 / 781
» Hardware Synthesis from C C Models
Sort
View
176
Voted
MODELS
2009
Springer
16 years 1 months ago
RobbyDBMS: a case study on hardware/software product line engineering
The development of a highly configurable data management system is a challenging task, especially if it is to be implemented on an embedded system that provides limited resources...
Jörg Liebig, Sven Apel, Christian Lengauer, T...
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
15 years 12 months ago
Data marshaling for multi-core architectures
Previous research has shown that Staged Execution (SE), i.e., dividing a program into segments and executing each segment at the core that has the data and/or functionality to bes...
M. Aater Suleman, Onur Mutlu, José A. Joao,...
194
Voted
ISSS
2002
IEEE
124views Hardware» more  ISSS 2002»
15 years 11 months ago
Timing Analysis of Embedded Software for Speculative Processors
Static timing analysis of embedded software is important for systems with hard real-time constraints. To accurately estimate time bounds, it is essential to model the underlying m...
Abhik Roychoudhury, Xianfeng Li, Tulika Mitra
VTS
2002
IEEE
120views Hardware» more  VTS 2002»
15 years 11 months ago
Software-Based Weighted Random Testing for IP Cores in Bus-Based Programmable SoCs
We present a software-based weighted random pattern scheme for testing delay faults in IP cores of programmable SoCs. We describe a method for determining static and transition pr...
Madhu K. Iyer, Kwang-Ting Cheng
ISSS
2000
IEEE
91views Hardware» more  ISSS 2000»
15 years 11 months ago
Instruction-based System-level Power Evaluation of System-On-A-Chip Peripheral Cores
Various system-level core-based power evaluation approaches for core types like microprocessors, caches, main memories, and buses, have been proposed in the past. Approaches for o...
Tony Givargis, Frank Vahid, Jörg Henkel