Sciweavers

3902 search results - page 328 / 781
» Hardware Synthesis from C C Models
Sort
View
CF
2005
ACM
15 years 8 months ago
SPANIDS: a scalable network intrusion detection loadbalancer
Network intrusion detection systems (NIDS) are becoming an increasingly important security measure. With rapidly increasing network speeds, the capacity of the NIDS sensor can lim...
Lambert Schaelicke, Kyle Wheeler, Curt Freeland
CASES
2005
ACM
15 years 8 months ago
SECA: security-enhanced communication architecture
In this work, we propose and investigate the idea of enhancing a System-on-Chip (SoC) communication architecture (the fabric that integrates system components and carries the comm...
Joel Coburn, Srivaths Ravi, Anand Raghunathan, Sri...
DSD
2009
IEEE
84views Hardware» more  DSD 2009»
16 years 1 months ago
Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures
— 3D stacked architectures provide significant benefits in performance, footprint and yield. However, vertical stacking increases the thermal resistances, and exacerbates tempe...
Ayse Kivilcim Coskun, Andrew B. Kahng, Tajana Simu...
ECBS
1996
IEEE
93views Hardware» more  ECBS 1996»
15 years 11 months ago
A Methodology for Designing and Dimensioning Critical Complex Computing Systems
It is widely recognized that real-time,fault-tolerant and distributed computing technologies play a key role in the deployment of many current andfuture (civilian or Defense) crit...
Gérard Le Lann
SIGMETRICS
2008
ACM
106views Hardware» more  SIGMETRICS 2008»
15 years 6 months ago
Fully decentralized emulation of best-effort and processor sharing queues
Control of large distributed cloud-based services is a challenging problem. The Distributed Rate Limiting (DRL) paradigm was recently proposed as a mechanism for tackling this pro...
Rade Stanojevic, Robert Shorten