Sciweavers

3902 search results - page 294 / 781
» Hardware Synthesis from C C Models
Sort
View
SPIN
1999
Springer
15 years 11 months ago
Xspin/Project - Integrated Validation Management for Xspin
One of the difficulties of using model checkers “in the large” is the management of all (generated) data during the validation trajectory. It is important that the results obta...
Theo C. Ruys
IJCAT
2010
106views more  IJCAT 2010»
15 years 5 months ago
Fine grain associative feature reasoning in collaborative engineering
: This paper explores the vast domain of systematic collaborative engineering with reference to product lifecycle management approach from the angle of feature-level collaboration ...
Yong-Sheng Ma, C. H. Bong
FOCM
2011
188views more  FOCM 2011»
14 years 10 months ago
Compressive Wave Computation
This paper considers large-scale simulations of wave propagation phenomena. We argue that it is possible to accurately compute a wavefield by decomposing it onto a largely incomp...
Laurent Demanet, Gabriel Peyré
ISCA
2009
IEEE
146views Hardware» more  ISCA 2009»
16 years 1 months ago
Multi-execution: multicore caching for data-similar executions
While microprocessor designers turn to multicore architectures to sustain performance expectations, the dramatic increase in parallelism of such architectures will put substantial...
Susmit Biswas, Diana Franklin, Alan Savage, Ryan D...
LCTRTS
2010
Springer
15 years 4 months ago
Translating concurrent action oriented specifications to synchronous guarded actions
Concurrent Action-Oriented Specifications (CAOS) model the behavior of a synchronous hardware circuit as asynchronous guarded at an abstraction level higher than the Register Tran...
Jens Brandt, Klaus Schneider, Sandeep K. Shukla