Sciweavers

3902 search results - page 286 / 781
» Hardware Synthesis from C C Models
Sort
View
215
Voted
ICST
2009
IEEE
15 years 4 months ago
Proving Functional Equivalence of Two AES Implementations Using Bounded Model Checking
Bounded model checking--as well as symbolic equivalence checking--are highly successful techniques in the hardware domain. Recently, bit-vector bounded model checkers like CBMC ha...
Hendrik Post, Carsten Sinz
ISLPED
2003
ACM
83views Hardware» more  ISLPED 2003»
15 years 12 months ago
Leakage power modeling and optimization in interconnection networks
Power will be the key limiter to system scalability as interconnection networks take up an increasingly significant portion of system power. In this paper, we propose an architec...
Xuning Chen, Li-Shiuan Peh
ISCA
2011
IEEE
270views Hardware» more  ISCA 2011»
14 years 10 months ago
Sampling + DMR: practical and low-overhead permanent fault detection
With technology scaling, manufacture-time and in-field permanent faults are becoming a fundamental problem. Multi-core architectures with spares can tolerate them by detecting an...
Shuou Nomura, Matthew D. Sinclair, Chen-Han Ho, Ve...
IWMM
2009
Springer
130views Hardware» more  IWMM 2009»
16 years 1 months ago
A component model of spatial locality
Good spatial locality alleviates both the latency and bandwidth problem of memory by boosting the effect of prefetching and improving the utilization of cache. However, convention...
Xiaoming Gu, Ian Christopher, Tongxin Bai, Chengli...
194
Voted
AIIDE
2008
15 years 9 months ago
Modeling Culturally and Emotionally Affected Behavior
Culture and emotions have a profound impact on human behavior. Consequently, high-fidelity simulated interactive environments (e.g., trainers and computer games) that involve virt...
Vadim Bulitko, Steve Solomon, Jonathan Gratch, Mic...