Sciweavers

3902 search results - page 252 / 781
» Hardware Synthesis from C C Models
Sort
View
SENSYS
2005
ACM
16 years 5 days ago
Design and deployment of industrial sensor networks: experiences from a semiconductor plant and the north sea
Sensing technology is a cornerstone for many industrial applications. Manufacturing plants and engineering facilities, such as shipboard engine rooms, require sensors to ensure pr...
Lakshman Krishnamurthy, Robert Adler, Philip Buona...
ISCA
1993
IEEE
137views Hardware» more  ISCA 1993»
15 years 10 months ago
Architectural Support for Translation Table Management in Large Address Space Machines
Virtual memoy page translation tables provide mappings from virtual to physical addresses. When the hardware controlled Tratmlation L.ookaside Buffers (TLBs) do not contain a tran...
Jerome C. Huck, Jim Hays
DATE
2007
IEEE
223views Hardware» more  DATE 2007»
16 years 28 days ago
CARAT: a toolkit for design and performance analysis of component-based embedded systems
Solid frameworks and toolkits for design and analysis of embedded systems are of high importance, since they enable early reasoning about critical properties of a system. This pap...
Egor R. V. Bondarev, Michel R. V. Chaudron, Peter ...
ISQED
2006
IEEE
101views Hardware» more  ISQED 2006»
16 years 18 days ago
Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs
As transistor counts keep increasing and clock frequencies rise, high power consumption is becoming one of the most important obstacles, preventing further scaling and performance...
Sri Hari Krishna Narayanan, Mahmut T. Kandemir, Oz...
DATE
2009
IEEE
113views Hardware» more  DATE 2009»
16 years 1 months ago
Priority based forced requeue to reduce worst-case latencies for bursty traffic
- In this paper we introduce Priority Based Forced Requeue to decrease worst-case latencies in NoCs offering best effort services. Forced Requeue is to prematurely lift out low pri...
Mikael Millberg, Axel Jantsch