3902 search results - page 249 / 781 » Hardware Synthesis from C C Models |
149
click to vote
ISCAS
2006
IEEE
16 years 18 days ago
2006
IEEE
— This paper analyzes the behavior of interconnects in the highly structured environment of a network-on-chip (NoC). Two distinct classes of wires are considered, namely links be...
170
click to vote
INFOCOM
1995
IEEE
15 years 10 months ago
1995
IEEE
In this work we suggest an algorithm that increases the reservation success probability for bursty tra c in high speed networks by adding exibility to the construction of the rout...
165
click to vote
INFOCOM
2003
IEEE
15 years 12 months ago
2003
IEEE
Abstract— Routers handle data packets from sources unresponsive to TCP’s congestion avoidance feedback. We are interested in the impact these sources have on AQM’s control of...
164
click to vote
COLT
2003
Springer
15 years 11 months ago
2003
Springer
We consider three natural models of random logarithmic depth decision trees over Boolean variables. We give an efficient algorithm that for each of these models learns all but an ...
174
click to vote
ASPLOS
2006
ACM
16 years 17 days ago
2006
ACM
While the number of transistors on a chip increases exponentially over time, the productivity that can be realized from these systems has not kept pace. To deal with the complexit...