4074 search results - page 407 / 815 » Hardware Modelling and Simulation Using an Object-Oriented M... |
187
Voted
CHARME
2001
Springer
15 years 10 months ago
2001
Springer
The framework of this paper is the formal specification and proof of applications distributed on symmetric interconnection networks, e.g. the torus or the hypercube. The algorithms...
169
click to vote
MICRO
2002
IEEE
15 years 11 months ago
2002
IEEE
In this paper we present an approach to boosting performance and tolerating latency by deferring non-critical instructions into a deferred queue for later processing. As such, ins...
176
click to vote
ICCAD
1999
IEEE
15 years 11 months ago
1999
IEEE
In this paper, an internal design model called FunState (functions driven by state machines) is presented that enables the representation of different types of system components a...
202
click to vote
VLSID
2002
IEEE
16 years 7 months ago
2002
IEEE
Satisfiability of complex word-level formulas often arises as a problem in formal verification of hardware designs described at the register transfer level (RTL). Even though most...
175
click to vote
CHARME
2005
Springer
16 years 11 days ago
2005
Springer
Abstract. We propose a new saturation-based symbolic state-space generation algorithm for finite discrete-state systems. Based on the structure of the high-level model specificat...