Sciweavers

4074 search results - page 357 / 815
» Hardware Modelling and Simulation Using an Object-Oriented M...
Sort
View
SIBGRAPI
1999
IEEE
15 years 11 months ago
Piecewise Trilinear Deformation of Tomographic Models
: In this work we introduce an iterative method that deforms brain models built from tomographic images. The deformation is used for normalization purposes: individual models are d...
Sílvio de Barros Melo
ICCD
2007
IEEE
105views Hardware» more  ICCD 2007»
16 years 1 months ago
Circuit-level mismatch modelling and yield optimization for CMOS analog circuits
A methodology for constructing circuit-level mismatch models and performing yield optimization is presented for CMOS analog circuits. The methodology combines statistical techniqu...
Mingjing Chen, Alex Orailoglu
FPL
2008
Springer
153views Hardware» more  FPL 2008»
15 years 8 months ago
FPGA acceleration of quasi-Monte Carlo in finance
Today, quasi-Monte Carlo (QMC) methods are widely used in finance to price derivative securities. The QMC approach is popular because for many types of derivatives it yields an es...
Nathan A. Woods, Tom VanCourt
ISQED
2005
IEEE
76views Hardware» more  ISQED 2005»
16 years 10 days ago
Reticle Floorplanning and Wafer Dicing for Multiple Project Wafers
Multi-project wafer having several chips placed on the same reticle to lower mask cost is key to low-volume IC fabrication. In this paper1 , we proposed two MILP models for simult...
Meng-Chiou Wu, Rung-Bin Lin
ISCAS
2003
IEEE
111views Hardware» more  ISCAS 2003»
16 years 1 days ago
An efficient transistor optimizer for custom circuits
We present an equation-based transistor size optimizer that minimizes delay of custom circuits. Our method uses static timing analysis to find the critical paths and numerical met...
Xiao Yan Yu, Vojin G. Oklobdzija, William W. Walke...