4074 search results - page 342 / 815 » Hardware Modelling and Simulation Using an Object-Oriented M... |
175
click to vote
DATE
2006
IEEE
16 years 24 days ago
2006
IEEE
We present a modular and scalable approach for automatically extracting actual performance information from a set of FPGA-based architecture topologies. This information is used d...
172
Voted
CAV
2006
Springer
15 years 10 months ago
2006
Springer
We describe a formal verification of a recent concurrent list-based set algorithm due to Heller et al. The algorithm is optimistic: the add and remove operations traverse the list ...
159
click to vote
FPL
2009
Springer
15 years 11 months ago
2009
Springer
Automated code generation and performance tuning techniques for concurrent architectures such as GPUs, Cell and FPGAs can provide integer factor speedups over multi-core processor...
203
click to vote
ICCAD
1999
IEEE
15 years 11 months ago
1999
IEEE
In this paper we present new methods for fast justification and propagation in the implication graph (IG) which is the core data structure of our SAT based implication engine. As ...
178
click to vote
ROBOCUP
2001
Springer
15 years 11 months ago
2001
Springer
This paper presents an energy-ecient biped walking method that has been implemented in a low-cost humanoid platform, PINO, for various research purposes. For biped walking robots ...