4074 search results - page 287 / 815 » Hardware Modelling and Simulation Using an Object-Oriented M... |
169
Voted
ACSD
2001
IEEE
15 years 10 months ago
2001
IEEE
We describe a framework where formal models can be rigorously defined and compared, and their interconnections can be unambiguously specified. We use trace algebra and trace struc...
128
click to vote
ISQED
2008
IEEE
16 years 1 months ago
2008
IEEE
— Designers require variational information for robust designs. Characterization of such information can be costly for the novel nanoparticle interconnect process, which utilize ...
147
click to vote
FPL
2007
Springer
16 years 25 days ago
2007
Springer
In this paper we present an automatic design flow for generating customized embedded FPGA (eFPGA) fabric and a domain specific SOC+eFPGA architecture. This design flow encompas...
172
Voted
ISCAS
2006
IEEE
16 years 20 days ago
2006
IEEE
—Sliding mode control (SMC) has a strong capability of controlling nonlinear systems with uncertainties. However, it requires thorough knowledge of parameters and dynamics of the...
166
click to vote
DATE
2000
IEEE
15 years 11 months ago
2000
IEEE
Capacitance coupling can have a significant impact on gate delay in today's deep submicron circuits. In this paper we present a static timing analysis tool that calculates th...