3335 search results - page 155 / 667 » Grid result checking |
170
click to vote
VLSISP
2010
15 years 4 months ago
2010
A Split decoding algorithm is proposed which divides each row of the parity check matrix into two or multiple nearly-independent simplified partitions. The proposed method signific...
293
click to vote
PEPM
2009
ACM
17 years 6 months ago
2009
ACM
The Verilog hardware description language has padding semantics that allow designers to write descriptions where wires of different bit widths can be interconnected. However, many ...
154
click to vote
ICC
2008
IEEE
16 years 23 days ago
2008
IEEE
— Low-Density Parity-Check (LDPC) codes are typically characterized by a relatively high-complexity description, since a considerable amount of memory is required in order to sto...
158
click to vote
GLVLSI
2007
IEEE
16 years 19 days ago
2007
IEEE
Threshold logic is gaining prominence as an alternative to Boolean logic. The main reason for this trend is the availability of devices that implement these circuits efficiently (...
166
click to vote
INFOCOM
2007
IEEE
16 years 19 days ago
2007
IEEE
—In recent literature, network coding has emerged as a promising information theoretic approach to improve the performance of both peer-to-peer and wireless networks. It has been...