5889 search results - page 304 / 1178 » Graph Layout Problems |
180
click to vote
DATE
2003
IEEE
16 years 8 hour ago
2003
IEEE
The design of clock distribution networks in synchronous digital systems presents enormous challenges. Controlling the clock signal delay in the presence of various noise sources,...
167
click to vote
ICPP
1998
IEEE
15 years 11 months ago
1998
IEEE
We address the problems of I/O scheduling and buffer management for general reference strings in a parallel I/O system. Using the standard parallel disk model withD disks and a sh...
211
click to vote
SPATIALCOGNITION
1998
Springer
15 years 11 months ago
1998
Springer
Spatial orientation strongly relies on visual and whole-body information available while moving through space. As virtual environments allow to isolate the contribution of visual i...
157
click to vote
EH
2004
IEEE
15 years 10 months ago
2004
IEEE
In this paper we focus on the problem of making a model of the sensory apparatus from raw uninterpreted sensory data as defined by Pierce and Kuipers (Artificial Intelligence 92:1...
199
click to vote
ISLPED
1995
ACM
15 years 10 months ago
1995
ACM
We consider the problem of transistor sizing in a static CMOS layout to minimizethe power consumption of the circuit subject to a given delay constraint. Based on our characteriza...