Sciweavers

1262 search results - page 130 / 253
» Generating instruction sets and microarchitectures from appl...
Sort
View
ICANN
2003
Springer
15 years 11 months ago
Sparse Coding with Invariance Constraints
We suggest a new approach to optimize the learning of sparse features under the constraints of explicit transformation symmetries imposed on the set of feature vectors. Given a set...
Heiko Wersing, Julian Eggert, Edgar Körner
CHES
2010
Springer
141views Cryptology» more  CHES 2010»
15 years 7 months ago
Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs
Performance in hardware has been demonstrated to be an important factor in the evaluation of candidates for cryptographic standards. Up to now, no consensus exists on how such an e...
Kris Gaj, Ekawat Homsirikamol, Marcin Rogawski
IPPS
2007
IEEE
16 years 21 days ago
Decomposing Partial Order Execution Graphs to Improve Message Race Detection
In message-passing parallel applications, messages are not delivered in a strict order. In most applications, the computation results and the set of messages produced during the e...
Basile Schaeli, Sebastian Gerlach, Roger D. Hersch
HPCA
2006
IEEE
16 years 6 months ago
Store vectors for scalable memory dependence prediction and scheduling
Allowing loads to issue out-of-order with respect to earlier unresolved store addresses is very important for extracting parallelism in large-window superscalar processors. Blindl...
Samantika Subramaniam, Gabriel H. Loh
EUROSYS
2010
ACM
16 years 3 months ago
A Comprehensive Scheduler for Asymmetric Multicore Systems
Symmetric-ISA (instruction set architecture) asymmetricperformance multicore processors were shown to deliver higher performance per watt and area for codes with diverse architect...
Juan Carlos Saez, Manuel Prieto Matias, Alexandra ...